Abstract
Introduction
Quiescent current testing has been shown to be efficient in CMOS digital circuits giving high coverage levels of realistic defects with reduced number of test vectors [1] [2] [3] . On-chip built-in current sensors ( B I C S ) have some advantages in front of the Off-chip alternatives detecting the defect,ive quiescent, current levels with better discrimination and higher testing speeds [4] . B I C S circuits have been evaluated as an useful option for testing VLSI CMOS circuits [5] [6] . Therefore, the design of relia.ble B I C S circuits has become a key point in the application of current testing techniques. A significant set of sensor developments has been recently reported [7-121. In this paper the development of a new current monitor is presented. The monitor has been implemented in Mietec 1.2 p m CMOS technology exhibiting a low silicon area 0verhea. 
The control circuit
Specifications of the monitor indicate an effective threshold level of approx. 1OOniV. We have selected a reliable threshold voltage of 1.5 volts (a non-balanced inverter). This implies the need of an amplifier with
The amplifier has to verify the following requirements: a gain near 15, a high slew rate (160 V / p s ) , a very low consumption (negligible when the monitor is OFF, standby capability), a low silicon area,low effect of offset voltage, independence of the real value of the main VDD, a disable capability in order to avoid operation during the switching transient,^, the gain should be as independent of process as possible and no problem should appear because the voltage to amplify is very near to VDD.
The circuit of the amplifier and level detector is shown in Figure 3 . The basis is to use a simple logic inverter stage as the open loop amplifier of 1. To get a significant gain the initial dc point should be brought to the edge of the Vout/Vin characteristic of the inverter. This is obtained by a switch T bringing the inverter to the quiescent point V i n = Vout = 1.5V. When the switch T is ON the gain is zero (disabled) and when OFF the gain is given by I( = C2/C1. Because the gain is given by a capacitance relation the process deviations are highly compensated. Due to the fact that the quiescent level of the amplifiers is not a logic value but an intermediary one it implies that the consumption when the monitor is Disabled is not zero.
To deal with this problem, a new phase 4 is used to eliminate consumption when disabled (standby state of the amplifier). Due to the fact that the switch block is applied, typically, to a high impedance circuit (the CUT in quiescent state) it is very important to limit the trans- 
The global monitor circuit
A timing strategy has been used in the control circuit in order t o avoid the effect of parasitic behaviours In case of using the circuit for a smaller circuit (CUT partitioning) the peak current may be lower than 100 mA. This fact would reduce the area of the switch and because it is dominant in the area of the monitor an important area reduction is obtained (see Table I ). The results show a good linearity between defective current and the inverse of time for the real integration (2% of maximum deviation respect to lineal behaviour for all the cases except for 100pA that presents a 10%). The logic delay 5 is about 5011s. In relation with the monit,or consumption when the monitor is disabled the current is negligible (standby). 
Worst case corners
All the simulations in previous section has been performed and verified for NOMINAL, FAST and SLOW models and for a range of temperatures from 0 C to 70 C. The general behaviour of the monitor keeps being satisfactory and a maximum deviation from nominal results of 20% in AT is observed. A calibration circuit could be applied to the monitor i n order to get an improvement in the current measurement accuracy (introduces an additional input).
Comparison of the iiioiiitor with previous experiineiits
In this section Table 111 The accuracy of the measure and the process and temperature deviations are data not given in most cases. The proposed monitor exhibits an acceptable silicon area, recovery capacity, simple I/O, low voltage drop, full digital control, with mea.surement and calibration capability.
Experimentation
An ASIC to experiment the monitor has been designed and fabricated. In the circuit two full-sensors have been located (see Figure 5 where a photography of the circuit is shown), one of them is checking the i-o cells of the ASIC and the other the core (standard cell). The technology is CMOS 1.2pin, the core a.nd i-o cells are full complementary logic. The die size is 5860x5700 microns. 14 samples of the ASIC has been used in the experiment. All the ASICs work properly.
The parasitic capacitances for this circuit (C + C,,,) are: 360pF for the i-o cells and GOOpF for the core. 
Conclusions
An IDDQ monitor circuit design experience has been reported. The circuit introduces a low silicon area overhead and a controlled perturbation effect on the power supply voltage. The BIC is fully controllable from a standard digital IC tester. The monitor gives an image of the defective current through the delay time between two digital external signals. In addition a test/calibration feature improves the reliability and accuracy of the monitor.
